

Course Syllabus VE527 Computer-Aided Design of Integrated Circuits Fall 2018

Course Description:

The course focuses on the fundamental mathematics, data structures, and algorithms that enable the automatic design of modern very large scale integrated circuits. The content includes: Introduction to computational Boolean algebra such as binary decision diagram and satisfiability; Two-level and multi-level logic synthesis; Technology mapping; Physical design including placement and routing; Timing analysis; Large-scale optimization heuristics such as simulated annealing.

Instructor:

Name: Weikang Qian Email: <u>qianwk@sjtu.edu.cn</u> Phone: 34206765-4301 Office: Room 430, Long Bin Building Office hour: Monday 2:00 – 3:00 pm and Friday 2:00 – 3:00 pm

Textbook (Author, Book Title, Publisher, Publication Year, ISBN):

Laung-Terng Wang, Yao-Wen Chang, and Kwang-Ting Cheng, *Electronic Design Automation: Synthesis, Verification, and Test (Systems on Silicon)*, Morgan Kaufmann, 2009, ISBN 9780123743640.

Course Prerequisites:

Ve281 Data Structures and Algorithms.

Course Website:

Log into Canvas at <u>https://umjicanvas.com</u>. Announcements, lecture slides, assignments, and grades will be posted on the class webpage.

中国 上海闵行区东川路 800 号 邮编 200240 Tel: +86-21-34206045 800 Dong Chuan Road, Shanghai, 200240, PRC http://umji.sjtu.edu.cn



Grading Policy (Assignments %, Project, Exams, etc.):

There will be 6 written assignments, 2 programming assignments, one midterm exam, and one final exam. The grading distribution is:

Class Participation	5%
Written Assignments	30%
Programming Assignme	nts 20%
Midterm Exam	20%
Final Exam	25%

Any questions about the grading of the assignments or exams must be brought to the attention of the instructor within one week after the item is returned.

Honor Code Policy:

The rules for observing the Honor Code in this course are quite simple: you are allowed to talk about the course work, but you must never show any other student your written work. You are not allowed to write down formulas for another student, let them see your homework (including codes), demonstrate something to them on a blackboard, or use any other type of written communication. Of course, during exams, no communication of any kind (verbal or written) is allowed!

Teaching Schedule: (Subject to Change)

Lecture	Date	Teaching Activities (Topics and Exams)
1	9/10	Course Introduction;
2	9/12	Technology Mapping;
3	9/17	Technology Mapping; Placement: Basics;
4	9/19	Placement: Simulated Annealing Placement;
5	9/26	Placement: Analytical Placement;
6	10/8	Routing: Maze Routing;
7	10/10	Routing: Implementation Details;

Tel: +86-21-34206045

中国 上海闵行区东川路 800 号

邮编 200240

800 Dong Chuan Road, Shanghai, 200240, PRC

http://umji.sjtu.edu.cn



8	10/15	Timing Analysis: Basics;	
9	10/17	Timing Analysis: Static Timing Analysis;	
10	10/22	Timing Analysis: Interconnect Delay Model;	
11	10/24	Midterm Exam;	
12	10/29	Computational Boolean Algebra: Cofactors and Boolean Difference;	
13	10/31	Computational Boolean Algebra: Quantification and Network Repair	
14	11/5	Computational Boolean Algebra: Tautology, Positional Cube Notation, and Recursive Tautology Checking	
15	11/7	Binary Decision Diagram: Basics	
16	11/12	Binary Decision Diagram: Applying Operation and Variable Ordering	
17	11/14	Satisfiability: DPLL Algorithm	
18	11/19	Satisfiability: Obtain CNF; Two-level Logic Synthesis: Basics	
19	11/21	Two-Level Logic Synthesis: Espresso	
20	11/26	Multi-Level Logic Synthesis: Algebraic Model and Kernels	
21	11/28	Multi-Level Logic Synthesis: Kernels and Extraction	
22	12/3	Multi-Level Logic Synthesis: Implicit Don't Cares	
23	12/5	Circuit Partitioning; Floorplanning	
24	TBD	Final Exam;	
23	12/5	Multi-Level Logic Synthesis: Implicit Don't Car Circuit Partitioning; Floorplanning	

中国 上海闵行区东川路 800 号 邮

邮编 200240

Tel: +86-21-34206045







中国 上海闵行区东川路 800 号 邮编 200240 Tel: +86-21-34206045 800 Dong Chuan Road, Shanghai, 200240, PRC http://umji.sjtu.edu.cn